This circuit provides bidirectional isolation of I²C bus signals with no
restrictions on data rate and none of the I²C bus latch-up problems common
with other isolation circuits:
The SCL section is similar as shown in the schematic using the other half of the P82B96.
